

Claims

[c1] What is claimed is:

1.A microcomputer apparatus comprising:

a processing unit for executing instructions; and

a loop counter coupled to the processing unit for receiving and storing a loop count value according to a loop instruction executed by the processing unit;

wherein the processing unit decrements the loop count value stored in the loop counter each time an instruction is looped, and when the processing unit encounters a loop instruction, the processing unit will loop the instruction previous to the loop instruction a number of times as defined by the loop count value.

[c2] 2.The microcomputer apparatus in claim 1 further comprising:

a first memory coupled to the processing unit for storing a program comprising a table containing the addresses of a plurality of loop count values.

[c3] 3.The microcomputer apparatus in claim 2 wherein the third memory is a ROM (Read Only Memory) memory.

[c4] 4.The microcomputer apparatus in claim 2 further com-

prising:

a program counter coupled to the processing unit for addressing the third memory.

[c5] 5.The microcomputer apparatus in claim 1 wherein the processing unit comprises:
an instruction decoding means for decoding and dispatching instructions for execution and for checking a loop count value stored in the loop counter; and
an execution unit for executing the dispatched instructions and decrementing a loop count value stored in the loop counter.

[c6] 6.The microcomputer apparatus in claim 1 wherein the loop counter comprises:
a first multiplexer for selecting an address of a loop count value,
a second multiplexer for determining whether a loop count value is being sent from the processing unit or from the address of a loop count value; and
a fourth memory for storing a loop count value and issuing the current state of the loop count value to the processing unit; wherein the processing unit will decrement the loop count value each time an instruction has been looped and will continue looping the instruction until the loop count value has reached 0.

- [c7] 7.The microcomputer apparatus in claim 6 wherein the fourth memory is a loop count register.
- [c8] 8.The microcomputer apparatus in claim 1 wherein the computer apparatus further comprises a storage unit coupled to the processing unit and the loop counter.
- [c9] 9.The microcomputer apparatus in claim 8 wherein the storage unit further comprises:
a second memory coupled to the processing unit and the loop counter for storing a table containing the addresses of a plurality of loop count values; and
a third memory coupled to the loop counter for storing a plurality of loop count values.
- [c10] 10.The microcomputer apparatus in claim 9 wherein the first memory is a set of registers.
- [c11] 11.The microcomputer apparatus in claim 9 wherein the second memory is a RAM (Random Access Memory) memory.